
12 Bit, High Speed Voltage Output Multipyling DAC


The 4072 is a high speed, 12 bit, voltage-output multiplying D/A converter. It operates as a multiplier whose output voltage (\pm 10V) is the product of an analog input voltage, also called the reference voltage (- 1V to + 10V), and a digitally programmable bipolar scale factor (- 1 to + 1). The 4072 is TTL compatible and is a complete DAC including output amplifier. Gain and offset trim circuits are user optional.

The 4072 settling and bandwidth specifications are unmatched. With a fixed digital input, a step applied to the analog input results in an output step that settles to $\pm \frac{1}{2}$ LSB in 750nsec maximum. With a fixed analog input, a change in digital input results in an output step that settles to $\pm \frac{1}{2}$ LSB in 650nsec maximum. With a fixed digital code, the 4072 has analog input to analog output 3dB bandwidth of 7MHz. The full power bandwidth under these conditions is 1.5MHz.

The 4072 is a true 12 bit DAC. Integral linearity error is $\pm \frac{1}{2}$ LSB maximum. Differential linearity error is guaranteed less than $\pm \frac{1}{2}$ LSB. Around zero, differential linearity error is less than $\pm \frac{1}{4}$ LSB. The 4072 operates from ± 15 V supplies, and power consumption is less than 1500mW.



4072



FEATURES

- Ultra Fast Settling
 750nsec Max Analog Step
 650nsec Max Digital Step
- 7MHz Bandwidth
- ± ½LSB Linearity
- Monotonicity Guaranteed Over Temperature
- Low Feedthrough

APPLICATIONS

- High Fidelity CRT Displays
- Vector Generation
- Variable Gain Amplifier
- Waveform Synthesis

TELEDYNE PHILBRICK

Allied Drive @ Rte: 128, Dedham, Massachusetts 02026 Tel: (617) 329-1600, ...TWX: (710) 348-6726, Tix: 92-4439

	Typical	Guaranteed
INPUTS		
Analog Voltage Range		-1 to +10V
Resistance	30KΩ	31ΚΩ
Voltage Offset		±1mV
Voltage Offset vs. Temp.	100μV/°C	
Max. Sine Frequency (10V P-P Input) Bandwidth —3 dB Small Signal (<1V P-P)	1.5MHz 7MHz	
Power		5.3V @ 50mA max.
FOWE		15.3V @ -50mA max.
Recommended Philbrick Supply	221	
Digital		
Logic Code	Offset I	Binary
Switching Levels "0" State		0V to +0.8V
O GLEGO		@ <-40uA
"1" State		+2.0V to +5.5V
		@ <+40µA
TRANSFER CHARACTERISTICS		
Accuracy		
Nonlinearity vs. Analog Input		±0.02%
% of Input Span (10V) (See Note 2) Nonlinearity vs. Digital Input	_	±0 0130
% of Output Span (20V) (See Note 3)		±0.012%
Differential Nonlinearity vs. 10V Analog		±0.012%
Input % of Output Span (20V)		
Differential Nonlinearity vs. 2.5V Analog		±0.006%
Input % of Output Span (20V)		0
Monotonicity and no missing levels		+1 to +49 °C
Output Noise DC —3MHz Zero Offset Error % of Output Span (20V)	1mV · RMS	Adjustable to 0
Gain Error, Adjustable to 0		Adjustable to 0 +0.3 to +1.3%
Analog • Digital Transfer		70.5 to 11.5%
Scale Factor		
(2Quadrant Digital, 1 + Quadrant Anal	log)	
Digital Code 000000		-1.000
Digital Code 100000		0.000
Digital Code 111111 (20V Bipolar Span)		+0.999512
(20V Bipolar Span) AC Analog Feedthrough		
(0 to +10V Sine Wave at 100kHz		
Digital Code 100000 (See Note 1)		±1LSB
DC Digital Feedthrough		-·
(Bit Offset — All Digital Words)		
OV Analog In (See Note 1)		±¼ LSB worse
AC Analas Essethenush		case digital words
AC Analog Feedthrough (0 to +10V Squarewave)		
	olar pulse typically —6	60mV, 40nsec followed by 24mV, 150nsec
AC Digital Feedthrough (Glitch)	Jiai puise typ	DUITY, 401360 TOTOWOOD Dy 2
0V Analog Input		·
All Bits Switching Typ	ically, 0.4V Peak, 60r	nsec wide triangular pulse, 24V nsec area
Stability		-
Differential Nonlinearity vs. Temp.		±0.0005%/°C
% of Output Span (20V) Zero Offset Error vs. Temp.		±10ppm/°C
(for Output Span 20V)		±10ppm/ 'C
Gain Error vs. Temp.		+30ppm/°C
(for Output Span 20V)		100000111111111111111111111111111111111
PSRR % of Output Span (20V)	0.002%/%∆V _s	0.006%/%∆V _s
Dynamic Characteristics		-
Settling Time to ±½LSB (See Note 4)		
Analog Input	F00	
2.5V Output Step 10V Output Step	500nsec 650nsec	750nsec
Digital Input	Oponsec	/bunsec
10V Output Step	400nsec	
20V Output Step	450nsec	650nsec
Output Slew Rate		
Analog Input Step	50V/μsec	
Digital Input Step	100V/μsec	
Rise Time, Small Signal, 0.1V Step Ramp Delay	40nsec	
Analog Input to Voltage Output		60 ±15nsec
Phase Shift, @ 20kHz		00 ± 1 5/1966
Analog Input to Voltage Output	-0.5 degrees	
OUTPUTS		
Analog		
Voltage Span		20V
Voltage Range		-10V to +10V
Output Current Output Loading		±40mA
Resistance		250Ω min.
Capacitance		100pF max.
ENVIRONMENTAL SPECIFICATIONS		Toopi max.
Operating Temperature Range		0°C to +70°C
Storage Temperature Range		−35 to +90 °C
Relative Humidity	100% non-	
	condensing	
ABSOLUTE MAXIMUM RATINGS		
Supply Voltages to Ground		±18V
Analog Input Voltage		±30V
Digital Input Valtage		

The value of 1LSB is taken with +10V Analog Input
Input Span is defined as 10 Volts.
Output Span is defined as 20 Volts.
4. 4072 Settling Time to ±1LSB.

Digital Input Voltage

Applications Information

The 4702's digital coding is offset binary. When the digital input is 000...000, the gain is -1. When the input is 111...111, the gain is +0.9951. When the input is 100...000, the output is zero. For applications requiring greater than specified accuracies, use the trimming procedures described below.

Output Zeroing Trim Procedure - Ground the Analog In pin and set the digital inputs to 100...000. Adjust the Output Zero Trim potentiometer for 0 Vdc output. (Should Output Zero Trim not be required, connect the offset pin to ground).

 $\textbf{Bipolar Trim Procedure} - Apply + 10 \ Vdc \ to$ the Analog In pin and set the digital inputs to 100...000. Adjust the Bipolar Trim potentiometer for 0 Vdc output. (Should Bipolar Trim not be required, connect a 24.9 Ω resistor across the Bipolar Trim pins).

Gain Trim Procedure - Set the digital inputs to 000...000 and apply voltage to the Analog In pin. Adjust the Gain Trim potentiometer for an output with gain of -1. (Should Gain Trim not be required, connect a 249 Ω resistor in series with the Analog In pin).

Power Considerations - All models are provided with internal 1 µF power supply bypass capacitors. External power supply bypassing will only be required in exceptionally noisy environments.

Teledyne Philbrick makes no representation that use of its modules in the circuits described herein, or use of other technical information contained herein will not infringe on existing or future patent rights nor do the descriptions contained herein imply the granting of licenses to make, use, or sell equipment constructed in accordance therewith.

TELEDYNE PHILBRICK

Allied Drive @ Rte. 128, Dedham, Massachusetts 02026 Tel: (617) 329-1600, TWX: (710) 348-6726, TIx: 92-4439

-0.5V to +5.5V